Peripheral Frame 1 and Peripheral Frame 2 are grouped together to enable these blocks to be write/readperipheral block protected. The protected mode makes sure that all accesses to these blocks happen aswritten. Because of the pipeline, a write immediately followed by a read to different memory locations, willappear in reverse order on the memory bus of the CPU. This can cause problems in certain peripheralapplications where the user expected the write to occur first (as written). The CPU supports a blockprotection mode where a region of memory can be protected so that operations occur as written (thepenalty is extra cycles are added to align the operations). This mode is programmable and by default, itprotects the selected zones
DescriptionThe F2806x Piccolo™ family of microcontrollers provides the power of the C28x™ core and Control LawAccelerator (CLA) coupled with highly integrated control peripherals in low pin-count devices. This familyis code-compatible with previous C28x-based code, as well as providing a high level of analog integration.An internal voltage regulator allows for single-rail operation. Enhancements have been made to theHRPWM module to allow for dual-edge control (frequency modulation). Analog comparators with internal10-bit references have been added and can be routed directly to control the PWM outputs. The ADCconverts from 0 to 3.3-V fixed full scale range and supports ratio-metric VREFHI/VREFLO references. TheADC interface has been optimized for low overhead and latenc |
免责声明： 以上所展示的信息由会员自行提供，内容的真实性、准确性和合法性由发布会员负责，企业录对此不承担任何责任。如有侵犯您的权益，请来信通知删除。