商业机会 产品大全 企业名录 我商务中心 | | 手机站 网址:siruitegs.qy6.com MSP430F2001IPWR/MSP430F123IDWR_誉诚(深圳)实业科技有限公司
誉诚(深圳)实业科技有限公司
联系人:朱小姐 女士 (销售)
电 话:0755-29309513
手 机:13560767759

产品目录

MSP430F2001IPWR/MSP430F123IDWR

  留言询价
详细说明

    Using the On-chip VREGTo utilize the on-chip VREG, the VREGENZ pin should be tied low and the appropriate recommendedoperating voltage should be supplied to the VDDIO and VDDA pins. In this case, the VDD voltage needed bythe core logic will be generated by the VREG. Each VDD pin requires on the order of 1.2 μF (minimum)capacitance for proper regulation of the VREG. These capacitors should be located as close as possibleto the VDD pins.2.8.1.2Disabling the On-chip VREGTo conserve power, it is also possible to disable the on-chip VREG and supply the core logic voltage tothe VDD pins with a more efficient external regulator. To enable this option, the VREGENZ pin must be tiedhigh.2.8.2On-chip Power-On Reset (POR) and Brown-Out Reset (BOR) CircuitTwo on-chip supervisory circuits, the power-on reset (POR) and the brown-out reset (BOR) remove theburden of monitoring the VDD and VDDIO supply rails from the application board. The purpose of the POR isto create a clean reset throughout the device during the entire power-up procedure. The trip point is alooser, lower trip point than the BOR, which watches for dips in the VDD or VDDIO rail during deviceoperation. The POR function is present on both VDD and VDDIO rails at all times. After initial device power-up, the BOR function is present on VDDIO at all times, and on VDD when the internal VREG is enabled(VREGENZ pin is tied low). Both functions tie the XRS pin low when one of the voltages is below theirrespective trip point. Additionally, when the internal voltage regulator is enabled, an over-voltageprotection circuit will tie XRS low if the VDD rail rises above its trip point. See Section 4 for the various trippoints as well as the delay time for the device to release the XRS pin after the under-voltage or over-voltage condition is removed. Figure 2-10 shows the VREG, POR, and BOR. To disable both the VDD andVDDIO BOR functions, a bit is provided in the BORCFG register. See the "Systems Control and Interrupts"chapter of the TMS320x2806x Piccolo Technical Reference Manual (literature number SPRUH18) fordetail

 
誉诚(深圳)实业科技有限公司
朱小姐 女士 (销售)  
电  话: 0755-29309513
传  真: 0755-29309513
移动电话: 13560767759
在线联系:
公司地址: 中国广东深圳市深圳市前海深港合作区前湾一路1号A栋201室
邮  编:
公司主页: http://siruitegs.qy6.com(加入收藏)
 


其它产品信息
 1 直接到第
47 条信息,当前显示第 1 - 47 条,共 1

公司首页 | 公司介绍 | 产品展示 | 供求商机 | 诚信档案 | 联系方法 | 加入收藏
誉诚(深圳)实业科技有限公司 公司地址:中国广东深圳市深圳市前海深港合作区前湾一路1号A栋201室
朱小姐 女士 (销售) 电话:0755-29309513 传真:0755-29309513
免责声明: 以上所展示的信息由会员自行提供,内容的真实性、准确性和合法性由发布会员负责,企业录对此不承担任何责任。如有侵犯您的权益,请来信通知删除。

机械 仪器 五金 电子 电工 照明 汽摩 物流 包装 印刷 安防 环保 化工 精细化工 橡塑 纺织 冶金 农业 健康 建材 能源 服装 工艺品 家居 数码 家电 通讯 办公 运动、休闲 食品 玩具 商务 广告 展会 综合
提供服务支持 © 企业录 | 移动端